

## Description

The XXW4614 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.



SOP-8

$V_{DS} = 40V$   $I_D = 7.2A$

$R_{DS(ON)} < 26m\Omega$  @  $V_{GS}=10V$

$V_{DS} = -40V$   $I_D = 6.5A$


$R_{DS(ON)} < 54m\Omega$  @  $V_{GS}=10V$

## Application

Battery protection

Load switch

Uninterruptible power supply



N-Channel and P-Channel

## Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
$V_{DS}$	Drain-Source Voltage	40	-40	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D@T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	7.2	-6.5	A
$I_D@T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	5.6	-5.1	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	23	-22	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	16.2	39	mJ
$I_{AS}$	Avalanche Current	18	-28	A
$P_D@T_A=25^\circ C$	Total Power Dissipation <sup>4</sup>	1.67	1.67	W
$T_{STG}$	Storage Temperature Range	-55 to 150	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	75		°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	30		°C/W

**N-Channel Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	40	---	---	V
$\frac{\partial \text{BV}_{\text{DSS}}}{\partial T_J}$	BVDSS Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$	---	0.034	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}$ , $I_D=5\text{A}$	---	20	26	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$ , $I_D=4\text{A}$	---	28	33	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=250\mu\text{A}$	1.0	---	2.5	V
$\frac{\partial V_{\text{GS}(\text{th})}}{\partial T_J}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	-4.56	---	$\text{mV}/^\circ\text{C}$
$I_{\text{DS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=32\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=25^\circ\text{C}$	---	---	1	$\text{uA}$
		$V_{\text{DS}}=32\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=55^\circ\text{C}$	---	---	5	
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=5\text{V}$ , $I_D=5\text{A}$	---	14	---	S
$R_g$	Gate Resistance	$V_{\text{DS}}=0\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	2.6	---	
$Q_g$	Total Gate Charge (4.5V)	$V_{\text{DS}}=20\text{V}$ , $V_{\text{GS}}=4.5\text{V}$ , $I_D=5\text{A}$	---	5.5	---	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge		---	1.25	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	2.5	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=20\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $R_g=3.3$ $I_D=1\text{A}$	---	8.9	---	$\text{ns}$
$T_r$	Rise Time		---	2.2	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	41	---	
$T_f$	Fall Time		---	2.7	---	
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=15\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	593	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance		---	76	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	56	---	
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	6.1	A
$I_{\text{SM}}$	Pulsed Source Current <sup>2,5</sup>		---	---	23	A
$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}$ , $I_s=1\text{A}$ , $T_J=25^\circ\text{C}$	---	---	1.2	V

Note :







- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{\text{DD}}=25\text{V}$ ,  $V_{\text{GS}}=10\text{V}$ ,  $L=0.1\text{mH}$ ,  $I_{\text{AS}}=18\text{A}$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{\text{DM}}$  , in real applications , should be limited by total power dissipation.






**P-Channel Electrical Characteristics ( $T_J=25^{\circ}\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=-250\mu\text{A}$	-40	---	---	V
$\frac{\partial \text{BV}_{\text{DSS}}}{\partial T_J}$	$\text{BV}_{\text{DSS}}$ Temperature Coefficient	Reference to $25^{\circ}\text{C}$ , $I_D=-1\text{mA}$	---	-0.02	---	$\text{V}/^{\circ}\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}$ , $I_D=-6\text{A}$	---	45	54	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$ , $I_D=-4\text{A}$	---	80	85	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=-250\mu\text{A}$	-1.0	---	-2.5	V
$\frac{\partial V_{\text{GS}(\text{th})}}{\partial T_J}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	3.72	---	$\text{mV}/^{\circ}\text{C}$
$I_{\text{DS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-32\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=25^{\circ}\text{C}$	---	---	1	$\mu\text{A}$
		$V_{\text{DS}}=-32\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=55^{\circ}\text{C}$	---	---	5	
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$ , $I_D=-6\text{A}$	---	13	---	S
$Q_g$	Total Gate Charge (-4.5V)		---	11.5	---	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=-20\text{V}$ , $V_{\text{GS}}=-4.5\text{V}$ , $I_D=-6\text{A}$	---	3.5	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	3.3	---	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}$ , $V_{\text{GS}}=-10\text{V}$ , $R_E=3.3\text{k}\Omega$ , $I_D=-1\text{A}$	---	22	---	$\text{ns}$
$T_r$	Rise Time		---	15.7	---	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	59	---	
$T_f$	Fall Time		---	5.5	---	
$C_{\text{iss}}$	Input Capacitance		---	1415	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=-15\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	134	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	102	---	
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	-6	A
$I_{\text{SM}}$	Pulsed Source Current <sup>2,5</sup>		---	---	-22	A
$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}$ , $I_s=-1\text{A}$ , $T_J=25^{\circ}\text{C}$	---	---	-1.2	V


Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{\text{DD}}=-25\text{V}$ , $V_{\text{GS}}=-10\text{V}$ , $L=0.1\text{mH}$ , $I_{\text{AS}}=-28\text{A}$
- 4.The power dissipation is limited by  $150^{\circ}\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{\text{DM}}$  , in real applications , should be limited by total power dissipation.


**N-Channel Typical Characteristics**

**Fig.1 Typical Output Characteristics**

**Fig.2 On-Resistance vs. G-S Voltage**

**Fig.3 Forward Characteristics of Reverse**

**Fig.4 Gate-Charge Characteristics**

**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$** 

**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**


**Fig.7 Capacitance**

**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Unclamped Inductive Switching Wave**


### P-Channel Typical Characteristics




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**








**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$**


**Fig.7 Capacitance**

**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Unclamped Inductive Waveform**

### SOP-8 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.800	5.000	0.189	0.197
e	1.270 (BSC)		0.050 (BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



Note:  
 1. Controlling dimension: in millimeters.  
 2. General tolerance:  $\pm 0.05\text{mm}$ .  
 3. The pad layout is for reference purposes only.